AbsZract-This paper presents an accurate switched-current multiplier, designed for 3.3V supply voltage, performing 0.625M multiplications per second with a maximum nonlinearity of 0.94%. The used technology is 2 . 4~ n-well CMOS. The power dissipation is lower than 0.3mWatts.
Central element in this technique is the SI memory cell [l] allowing for short-term storage of currents. SI technique is often applied in filters, but its application area is rapidly growing [2] and comprises oscillators, DACs, algorithmic ADCs, Sigma-Delta Converters, Cellular Neural Networks, etc. To the best knowledge of the authors this paper is the first proposal for a low power SI multiplier, being candidate for an essential elementary building block in many systems. Due to the SI technique, the multiplier has a low power dissipation.
A 3.3V supply voltage will be used.
Section I1 deals with the basic concept of (switched) current multipliers. In section III the actual implementation of the multiplier using the quarter-square principle is described. Experimental results are provided in section IV, while some concluding remarks are given in section V.
SWITCHED-CURRENT MULTPLlER
There is a variety of existing current domain multiplier principles, such as the translinear multiplier and quarter square principle [4-91. The latter principle to realize the multiplier is to utilize the following equation:
When both x and y represent currents, two current squarers are required which should be perfectly matched, in order to cancel the quadratic terms completely.
Application of a SI memory cell gives the possibility to reduce this to only one current squarer, as depicted in These three sub-circuits will be described in the next paragraphs.
A. Input circuit
It can be shown that, using Eq. (l) , not all constant errors cancel by subtraction. For this reason a slightly adapted version of this principle was used, based on ( x + y ) 2 -x 2 -y 2 =237.
(2)
This principle has two important advantages. First, the input currents of the current squarer during the clock phases are I, +Iy , I, and 1, . As no subtraction is needed anymore, these currents can easily be realized using only a few switches, without the need for a current inverter with its related error. Second, constant errors introduced by the current squarer can now completely be canceled. To do so, an extra clock phase is required in which no current is provided to the current squarer. It can be shown that in the end all errors are subtracted. In total four phases are required to perform the multiplication and therefore this multiplier is called a four-phase quartersquare SI multiplier. The input circuit can now be composed of only two transistors, switching the two input currents into the current squarer.
B. Current squarer
For the current squarer in Fig. 1 several circuits exist, such as presented in [S-lo]. The latter circuit, see with errors e, and e, being almost constant. These errors represent the output and input offset respectively. As explained in the previous section, these errors can be canceled with the slightly changed multiplier principle of Eq. (2).
C. Memory circuit
The third sub-circuit in Fig. 1 is a SI memory cell, 
III. ACTUAL IMPLEMENTATION
The block diagram of the final multiplier is given in Fig. 4 . In the first clock phase the term I, +I, is squared and in the second and fourth phase the terms 1, and 1, respectively. In the third clock phase only a signal independent error is subtracted in order to cancel all introduced errors. However, this may not be essential for some applications, in which case three clock phases suffice. The final error will then be larger. The four phase sequence is equal to the sequence as defined in Eq. (2) .
IV. EXPERIMENTAL RESULTS
In Fig to the simulated performance in [9] and measured performance of [lo] 
